Introduction
Various scaling-induced effects of SOI MOSFET's, short-channel effects (SCE's), quantum effects, non-stationary effects and so on, lead to the deterioration of transport characteristics [1, 2] . However, there exist many issues in designing scaled SOI CMOS devices [3] .
In this paper, we consider influences of DIBL on threshold voltage (V th ) and propose an empirical, but quantitative model for V th with SCE's in sub-50-nm double-gate SOI MOSFET's; we give a closed-form expression for V th .
Device structure and simulations
A schematic of an ultra-thin double-gate (DG) n-channel SOI MOSFET assumed is shown in Fig.1 . Device parameters are summarized in Table 1. SOI-layer thickness (t SOI ) ranges from 2.0 to 100 nm, Channel length (L) ranges from 20 to 1000 nm and SOI doping level (N A ) ranges from 1x10 15 to 1x10 
Results and discussion
V th and surface potential (φ S ) of ultra-thin long-channel DG-SOI MOSFET should be expressed without SCE's by
where A to E are empirical parameters depending on t SOI and N A , V FB is the flat-band voltage and C ox is the gate oxide capacitance. At L of 1000 nm and V d of 0.1V, φ s at the threshold has been described analytically using device parameters. V th calculatred by the present model and DESISS results are shown in Fig. 2 values. It should be noted that roll-off of V th almost corresponds to that of DIBL in φ S , which means that the SCE of V th is primarily due to the DIBL. So, we propose the following expression for V th of ultra-thin DG-SOI MOSFE as a functon of t SOI , N A and L at V d = 1V. ,
, (5) where φ S0 is the surface potential at the threshold and it is defined at L =1000 nm and V d =0.1 V; ∆φ S is the shift due to the DIBL. In practice, eq. (1) Reproducibility of V th by the present model becomes poor as L decreases, which is enhanced for a large value of t SOI . This is because the influence of V d on the channel potential becomes significant as L decreases; the potential at the mid of SOI-layer, where the gate field is weak, is lowered. The simulated potential distribution near the source junction at the threshold for t SOI =10 nm is shown in Fig. 6 ; the potential at the mid of SOI-layer straightforwardly lowered by reduction of L, and the depth profile becomes quite flat. So it is necessary to take account of the contribution of channel current flowing at the mid of SOI layer to V th to brush up the V th model. 
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